programmers resources
  http://www.intel-assembler.it/  (c)2017 intel-assembler.it   info@intel-assembler.it
 
Search :  
Lingua Italiana    English Language   
Index
 
just an empty assembly space
just an arrow Intel Platform
just an arrow Article & Guides
just an arrow Download Software


23/01/2009 Featured Article: How to remove Buzus Virus (permalink)




:::3058346:::
Bottone Scambio Directory Pubblicitaonline.it
Home Page | Articles & Guides | Download | Intel Platform | Contacts

Google
 


Bookmark and Share
Download 
Tell a friend



Optimizations for Intel"s 32-Bit Processors

A 49 page guide on Intel Asm Code Optimization

(by bev zaharie)

The Intel386 Architecture Family represents a series of compatible processors including the Intel386, Intel486, and the Pentium processors. The newer members of the family are capable of executing any binaries created for members of previous generations. For example, any existing 8086/8088, 80286, Intel386 (DX or SX), and Intel486 applications will be able to execute on the Pentium processor without any modification or recompilation. However, there are certain code optimization techniques which will make applications execute faster on a specific member of the family with little or no impact on the performance of other members. Most of these optimizations deal with instruction sequence selection and instruction reordering to complement the processor micro architecture.

The intent of this document is to describe the implementation differences of the processor members and the optimization strategy that gives the best performance for all members of the family
This article is online from 2892 days and has been seen 6848 times





                  Optimizations for Intel's 32-Bit Processors
                               

(*** download for full text ***)

Table of Contents

1.  Introduction                                                     1
2.  Overview of Intel386, Intel486, Pentium Processors                    1
2.1. The Intel386 Processor                                            1
2.1.1.  Instruction Prefetcher                                            1
2.1.2.  Instruction Decoder                                            1
2.1.3.  Excution Core                                                    1
2.2. The Intel486 processor                                            1
2.2.1.  Integer Pipeline                                            2
2.2.2.  On-Chip Cache                                                    2
2.2.3.  On-Chip Floating-Point Unit                                    2
2.3. The Pentium processor                                            2
2.3.1.  Integer Pipelines                                            3
2.3.2.  Caches                                                            3
2.3.3.  Instruction Prefetcher                                            3
2.3.4.  Branch Target Buffer                                            3
2.3.5.  Pipelined Floating-Point Unit                                    3
3.  Integer Examples                                                    4
3.1. Code Sequence 1, Intel486 Processor                            5
3.2. Code Sequence 1, Pentium Processor                                    6
3.3. Code Sequence 2, Intel486 Processor                            6
3.4. Code Sequence 2, Pentium Processor                                    7
3.5. Code Sequence 3, Intel486 Processor                            7
3.6. Code Sequence 3, Pentium Processor                                    7
4.  Code Generation Strategy                                            9
5.  Blended Code Generation Consideration                           10
5.1.  Choice of Index Versus Base Register                                10
5.2.  Addressing Modes and Register Usage                           10
5.3.  Prefetch Bandwidth                                           11
5.4.  Alignment                                                           12
5.4.1.  Code                                                           12
5.4.2.  Data   12
5.4.3.  2-Byte Data                                                   12
5.4.4.  4-Byte Data                                                   12
5.4.5.  8-Byte Data                                                   12
5.5.  Prefixed Opcodes                                                   12
5.6.  Integer Instruction Scheduling                                   13
5.6.1.  Pairing                                                           13
5.6.2.  Instruction Set Pairability                                   13
5.6.2.1.  Unpairable Instructions (NP)                           13
5.6.2.2.  Pairable Instructions Issued to U or V  pipes (UV)      14
5.6.2.3.  Pairable Instructions Issued ot U pipe (PU)           14
5.6.2.4.  Pairable Instructions Issued to V  pipe (PV)           14
5.6.3.  Unpairability Due to Registers                                   14
5.6.4.  Special Pairs                                                   15
5.6.5.  Restrictions on Pair Execution                                   16
5.7.  Integer Instruction Selection                                   16
6.  Processor Specific Optimizations                                   20
6.1.  Pentium Processor Floating Point                                   20
6.1.1.  Floating-Point Example                                           20
6.1.2.  FXCH Rules and Regulations                                   22
6.1.3.  Memory Operands                                                   23
6.1.4.  Floating-Point Stalls                                           23
7.  Summary                                                           26

Appendix A - Instruction Pairing Summary                                 A-1

(*** download for full text ***)




Top
Download 
Tell a friend
Bookmark and Share



Similar Articles

64-Bit - Programming and Assembly Issues
Brief intro on 64 bit architecture and programming
(by Thorsten Schneider)

8080/8085 Assembly Language Programming
Assembly Language Programming Manual
(by Intel Corporation)

8085 TRS 80 Model 100 Assembly Programming
Brief guide on 8085 architecture and programming
(by Mike Berro - BCS Software)

Adam's Assembler Tutorial 1.0
A tutorial in 9 lessons on Assembler
(by Adam)

AMD64 Architecture Programmerís Manual Volume 3
General-Purpose and System Instructions
(by AMD)

AMD64 Architecture Programmerís Manual Volume 4
128-Bit Media Instructions
(by AMD)

AMD64 Architecture Programmer's Manual Volume 2
System Programming
(by AMD)

AMD64 Architecture Programmer's Manual Volume 5
64-Bit Media and x87 Floating-Point Instructions R
(by AMD)

AMD64 Programmerís Manual Volume 1
Application Programming
(by AMD)

Assembler Tutorial 1996 Edition
A guide from Guadalahara University
(by Hugo Perez Univ.Guadalajara)

Assembly Language Programming
A 14 page intro for beginners using NASM
(by Archis Gore)

Assembly language programming under Unix
A small guide for intermediate level programmers
(by G. Adam Stanislav)

Brennan's Guide to Inline Assembly
A guide to inline Unix assembly programming
(by Brennan)

Extending DOS Executables
How to modify a Windows executable relocating code
(by Digital Alchemist)

FPU timing
8087-Pentium coprocessor timing and pairing
(by Quantasm)

GAVIN'S GUIDE TO 80x86 ASSEMBLY
A guide about Assembler in 8 parts
(by Gavin Estey)

How to optimize code on a 386/486/Pentium
Intel Assembler Code Optimization and Pipelining
(by Michael Kunstelj)

IBM Personal Computer Assembly Language Tutorial
A guide that introduces main topics of asm lang
(by Joshua Auerbach)

Intro to Assembler
An intro to Intel ASM programming
(by VLA)

Masm 5 Instructions, Directives and Interrupts
A 30 page listing for assembly programmers
(by n/d)

Pairing Pentium Instructions
A brief doc on Pentium optimized programming
(by Quantasm / Mike Schmit)

PC Assembly Language Manual
A book to learn basic Assembly in 195 pages (pdf)
(by Paul Carter)

Pentium Code Optimization using U-pipe V-pipe
A cross reference by instructions
(by Quantasm)

Programming from the ground up
EBook on Linux Assembler programming
(by Jonathan Bartlett)

Protected Mode Tutorial v.0.02
Tutorial for Protected Mode programming in asm
(by Till Gerken)

Sk00l m3 ASM!!#@$!@#
An assembly programming guide
(by Ralph (AWC))

Static Detection of Vulnerabilities in x86 Code
Analysis of assembly code for security problems
(by M.Cova V.Felmetsger G.Banks G.Vigna)

The PC GAMES PROGRAMMERS ENCYCLOPEDIA 1.0
A collection of 85 asm programming documents
(by various)

Tips on Saving Bytes in ASM Programs
Tricks on How to write compact code
(by Larry Hammick)

Win32 asm
Manage win32 projects in assembly language
(by unknown)

Win32 Course in 35 Lessons
Una guida con codice d'esempio per w32asm
(by Iczelion)

Write Optimized Pentium Code
A series of document on optimizing asm code
(by Agner Fog)

x86 ASM Programming for Linux
Intro to assembly programming on Linux using NASM
(by mammon_)

X86 Assembly Tips And Tricks
Asm coding programming tricks
(by Laura Fairhead)

x86 Quick Reference Instruction Manual
8086/80186/80286/80386/80486 Instruction Set
(by thenet)

 Tags: optimize, asm tutorial


webmaster jes
writers rguru, tech-g, aiguru, drAx

site optimized for IE/Firefox/Chrome with 1024x768 resolution

Valid HTML 4.01 Transitional


ALL TRADEMARKS ® ARE PROPERTY OF LEGITTIMATE OWNERS.
© ALL RIGHTS RESERVED.

hosting&web - www.accademia3.it

grossocactus
find rguru on
http://www.twitter.com/sicurezza3/
... send an email ...
Your name

Destination email

Message

captcha! Code